

## SPECIFICATION

### TITLE

#### METHOD OF TRANSMISSION AND TRANSMISSION SYSTEM

##### FIELD OF THE INVENTION

[0001] The present invention is directed to a method for the transmission of data in an ATM transmission system as well as to an ATM transmission system, particularly an ATM broadband transmission system.

##### DESCRIPTION OF THE RELATED ART

[0002] Many new transmission or switching principles for various types of transmission in communication networks have been developed during the course of the rapid development of communications technology in recent years. The STM transmission principle (synchronous transfer mode) deals with a synchronous transfer or transmission method, in which the data of various data channels are serially transmitted within different time slots, and the individual time slots are combined into frames. A frame synchronization word is transmitted for the synchronization of each and every frame, so that each time slot of a frame allocated to a specific data channel exhibits a fixed time spacing from the frame synchronization word. Each time slot can contain a relatively small number of bits, for example 8 bits, and appears at constant time intervals. However, highly different bit rates cannot be uniformly governed with the assistance of this STM principle, i.e., different communication networks for different bit rate ranges would have to be provided given application of the STM principle, particularly given the currently desired broadband signal transmission. A uniform digital broadband communication network (broadband integrated services digital network, BISDN) cannot be realized with the assistance of the STM principle.

[0003] The ATM transmission or switching principle (asynchronous transfer mode) is significantly more flexible compared to the STM transmission principle. According to this ATM principle, cells that contain 53 octets or bytes as payload information as a standard are transmitted instead of the time slots of the STM principle.

These ATM cells are transmitted with a constant transmission rate dependent on the bandwidth of the transmission medium. Dummy cells are used when no messages are to be transmitted. A "header", which contains the control or address information for the corresponding cell, is attached to the information field of every cell, which contains the actual payload information.

[0004] Figure 3a shows an illustration for explaining the ATM principle. As shown in Figure 3a, a plurality of cells  $Z$  are successively transmitted (in the direction indicated by the arrow) from a sender to a receiver. Each cell comprises a header with address or control information as well as an information field with the actual payload information. According to the defined standard, the information field comprises 48 octets, and the header comprises 5 octets, so that each cell is formed by 53 octets or bytes. Additional (header) octets can be attached to this cell format, which are capable of being employed for the routing of the cell upon transmission of the cell from a sending subscriber to a receiving subscriber.

[0005] In newer ATM broadband transmission systems or communication networks, the data streams between the individual transmission and reception assemblies are optically transmitted via light waveguides. These ATM broadband communication networks allow an extremely high data throughput that cannot -- due to technological limitations -- be processed by the switching elements that are thereby employed and that are usually fashioned in CMOS technology. To address this problem, the data to be transmitted are therefore supplied in parallel to transmission modules via a plurality of data lines and transmitted by the transmission modules serially multiplex via the light waveguides to reception modules, which in turn divide the serial ATM data stream onto corresponding, parallel data channels at the output side for further processing.

[0006] This principle is shown in Figure 3b. An optical ATM link serving as transmitter receives digital data of a plurality of data channels  $K_0$ - $K_n$ . Further, the sender  $S$  is supplied with a clock signal  $T$ . Dependent on the clock signal  $T$ , the sender  $S$  thus respectively reads  $n + 1$  bits in parallel, and converts these bits into a serial,

multiplexed ATM data stream D having a correspondingly higher data transmission rate, and this data stream D is optically transmitted to a receiver E. This receiver E parallelizes the received, serial data streams D, and in turn outputs it in parallel via data channel lines  $K_0$ - $K_n$  of the output side together with a clock signal T.

[0007] It is apparent on the basis of the above description that the demultiplexing of the serial data stream D in the receiver E represents a specific problem. For demultiplexing the data stream D, the receiver E must know which bit of the serial data stream D is to be allocated to which data channel  $K_0$ - $K_n$  of the output side. For this purpose, known solutions provide that additional synchronization information be attached to the actual serial data stream D at the transmission side, these additional synchronization information being interpreted in the receiver E and defining the allocation of the digital information transmitted in the serial data stream D to the individual data channels  $K_0$ - $K_n$  of the output side. Thus, for example, additional synchronization information can be attached with the assistance of an encoding implemented in the sender S, particularly a block encoding. As a result of the block encoding in the sender S, a redundancy is attached to the actual serial data stream D, as a result of which the serial data rate of the data stream D rises. On the other hand, a relatively high circuit outlay is required in the receiver E in order to be able to interpret the synchronization information attached to the serial data stream D. This all results in, for example, no inexpensive standard lasers can be utilized for the transmission of the data of the input-side data channels  $K_0$ - $K_n$ .

[0008] An example for the demultiplexing of a serial data stream is disclosed in United States Letters Patent 5,579,324, in which the arriving bit stream is synchronized by a control block, resulting in a significant outlay in the demultiplexing at the reception side.

[0009] Furthermore, Swiss Letters Patent 682 277 discloses methods for the synchronization of a serial ATM bit stream, which particularly addresses how the cell boundaries of a serial ATM bit stream can be identified. However, how a

demultiplexing of a serially transmitted data stream is to be efficiently undertaken at the reception side is not addressed in this reference.

#### SUMMARY OF THE INVENTION

[0010] The present invention is therefore based on the object of creating a transmission method for an ATM transmission system as well as a corresponding ATM transmission system, in which a receiver-side demultiplexing of the serially transmitted data stream is possible with the relatively simple circuit-oriented outlay. In particular, a correct demultiplexing of the serial data stream should be possible without attaching additional synchronization information and, thus, without attaching redundancy.

[0011] According to the present invention, this object is achieved by a method for the transmission of data in an ATM transmission system, comprising the steps of supplying digital data of a specific plurality of data channels parallel to an input side of a sender, converting the digital data into data units that respectively comprise an identical plurality of bits from each of the data channels, serially transmitting individual the data units in a form of cells that are respectively composed of a specific plurality of the data units, each cell having a specific, characteristic bit sequence, receiving, by a receiver the serially transmitted data units, monitoring, by the receiver, the received data units for an occurrence of the characteristic bit sequence and, after identifying the characteristic bit sequence, identifying a first data unit of a cell corresponding to the characteristic bit sequence, successively dividing, beginning with the first data unit of the cell corresponding to the characteristic bit sequence, individual bits of each the data unit of the corresponding cell onto a plurality of parallel data channels of an output side of the receiver corresponding in number to the plurality of data channels of the input side of the sender and the bits of each the data unit are output parallel via corresponding the data channels of the output side.

[0012] This object is also achieved by an ATM transmission system comprising a sender that converts digital data of a specific plurality of data channels supplied to it at an input side into data units such that each data unit comprises an identical plurality of bits from each the data channel, and serially transmits individual the data units via a

transmission medium in a form of cells, each the cell comprising a specific plurality of data units, each the cell respectively comprising comprises a specific, characteristic bit sequence, a receiver that receives the serially transmitted data units from the sender and monitors the data units for an occurrence of the characteristic bit sequence, the receiver, after detecting the characteristic bit sequence in the serially transmitted data units, determines a first data unit of the cell corresponding to the characteristic bit sequence and, beginning with the first data unit, successively divides individual the bits of each the data unit of a corresponding cell onto a plurality of parallel data channels of an output side corresponding in number to the plurality of data channels of the input side and outputs the individual the bits of each the data unit in parallel.

[0013] According to the present invention and in agreement with the Related Art, the digital data of the parallel data channels present at the transmission side continue to be converted bit-by-bit into a serial ATM data stream, i.e., continue to be multiplexed, where the serial data of the ATM data stream are transmitted in the form of the initially described ATM cells. According to the present invention, however, a characteristic bit sequence with whose assistance the beginning of the corresponding ATM cell in the serial data stream can be acquired at the receiver side is transmitted within each cell. This characteristic bit sequence is preferably a matter of a synchronous octet that is already transmitted with every ATM cell, so that the beginning of the corresponding ATM cell can be recognized by monitoring the received data stream for the appearance of this synchronous octet, and, thus, the information of the serial data stream can be correctly parallelized and divided onto corresponding data channels of the output side.

[0014] To this end, the digital data of the data channels supplied parallel at the input side are combined bit-by-bit into data units that form the ATM cells to be respectively transmitted. Each ATM cell transmitted with the assistance of the serial data stream thus contains a plurality of data units that respectively comprise an identical plurality of bits of each and every parallel data channel. It is fundamentally conceivable that two or more bits are transmitted with each data unit from each data channel. In practice, however, the parallel data channels adjacent at the input side are sampled bit-by-bit, so that each data unit of each data channel comprises only one bit. The

corresponding bit of a data channel is always situated at the same location within each data unit, so that the individual bits can be easily divided onto the parallel, output-side data channels at the reception side after identification of the beginning of a data unit. The employment of respectively four data channels of the input side and output side is especially advantageous since the data of the data channels can be combined into half-bytes in four-bit fashion, by which each half-byte forms an above-described data unit of the ATM cell to be transmitted. Each octet of an ATM cell, accordingly, comprises two of these half-bytes. The data of each ATM cell are thus serially transmitted from the transmitter to the receiver in half-byte fashion.

[0015] The inventively proposed evaluation of the characteristic bit sequence of the cell, which is already transmitted with the cell and is usually formed by the first byte of each ATM cell, thus makes it possible that no additional signals or synchronization information for the channel allocation are required for the demultiplexing of the receiver side. An increase in the data rate of the optically transmitted, serial data stream together with the above-described associated disadvantages connected can thus be avoided. The invention thus enables a data transmission according to the ATM transmission principle with relatively little circuit outlay and allows the employment of smaller module sizes for the transmitter or receiver modules. Furthermore, the transmission is possible with a lower dissipated power, and the costs can be reduced as a result of the lower circuit outlay.

[0016] The invention is particularly directed to the transmission of data within an ATM switching system.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0017] The invention is explained in greater detail below with reference to the attached drawing on the basis of a preferred exemplary embodiment.

Figure 1 is a schematic illustration of a preferred exemplary embodiment of the inventive ATM broadband transmission system;

- Figure 2 is a data structure diagram showing the internal structure of an ATM cell that is transmitted from a sender to a receiver via the serial data flow shown in Figure 1;
- Figure 3a is a flow diagram illustrating an illustration of the basic data flow according to the ATM transmission principle; and
- Figure 3b is a flow diagram illustrating a schematic illustration of a known ATM broadband transmission system.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0018] Figure 1 schematically shows the structure of a preferred exemplary embodiment of the inventive ATM transmission system. Viewed from the outside, this structure essentially corresponds to the known structure shown in Figure 3B. A sender/transmitter S receives a plurality of data channels  $K_0$ - $K_3$  as well as a clock signal T and converts the digital data of these data channels pending at it in parallel into a serial data stream D that is composed of a plurality of successively transmitted ATM cells. This serial data stream D is received by a receiver E and interpreted and allocated at the output side to the data channels  $K_0$ - $K_3$  of the output side. A special characteristic of the exemplary embodiment shown in Figure 1, however, is the fact that the sender S is supplied with four data channels  $K_0$ - $K_3$  whose digital data are acquired parallel in four-bit fashion and converted into the serial data stream, i.e., multiplexed. The sender S optically transmits the serial data stream to the receiver E via a light waveguide arrangement. The individual data channels  $K_0$ - $K_3$  can, for example, exhibit a transmission rate of 830 Mbit/s, whereas the serial ATM data stream is optically transmitted with a corresponding data rate of 3.3 Gbit/s.

[0019] The parallel read-in of the digital data of the four data channels  $K_0$ - $K_3$  in four-bit fashion is particularly advantageous – as shall be explained in greater detail later – because the four bits of the individual data channels  $K_0$ - $K_3$  read-in in parallel can be combined especially easily in the sender S to form data units in the form of half-bytes that are transmitted from the sender S to the receiver E in the form of ATM cells. According to the exemplary embodiment shown in Figure 1, each ATM cell of the series

in a data stream D to be transmitted accordingly comprises a plurality of serially transmitted half-bytes that each respectively comprise a bit read-in in parallel from each data channel  $K_0$ - $K_3$ .

[0020] The structure of the ATM cells of the serial data stream D transmitted from the sender S to the receiver E is explained in greater detail below with reference to Figure 2. This is thereby a matter of a preferred example of a cell format employed by the assignee for a multicast mode. Of course, other ATM cell formats are also possible.

[0021] The ATM cell shown in Figure 2 comprises the standardized ATM cell structure as initially already set forth with 53 octets or bytes, which are formed by the octets Nos. 10-62 in Figure 2. This standardized cell structure is referenced "external ATM cell" in Figure 2 and comprises, first, an "external" header as well as the previously mentioned information field in which the actual payload information is contained. The "external" header comprises 5 octets, and the information field comprises 48 octets.

[0022] According to Figure 2, the sender S shown in Figure 1 attaches additional address or control octets that comprise internal routing information for the transmission of the ATM cells between the individual switching modules to this standardized ATM cell structure having 5 header octets and 48 information field octets. According to Figure 2, these internal-address or, respectively, control information comprises an "internal" header with an additional 10 octets as well as an "internal" trailer with one octet that terminates the ATM cell, so that the ATM cells to be transmitted overall from the transmitter S to the receiver E comprise a total of 64 octets or bytes. As has already been explained on the basis of Figure 3, it is fundamentally known to attach additional address or control octets with routing information for the transmission to the 53 octets prescribed according to the standard.

[0023] Inventively, however, it is now proposed that a characteristic bit sequence that can be unambiguously identified within each ATM cell at the reception side be transmitted within the ATM cell. The receiver monitors the serial data stream provided to it for the occurrence of this characteristic bit sequence and, after recognizing this characteristic bit sequence, can identify and determine the start of the corresponding



ATM cell within the serially transmitted data stream. This is particularly possible according to the present invention because the bits of the digital data channels  $K_0$ - $K_3$  read-in in parallel at the transmission side (see Figure 1) are combined into data units, each of which comprises an identical plurality of bits from each data channel. The bits of each data channel always have the same position within the individual data units, so that — after identifying the characteristic bit sequence in the receiver — the beginning of the first data unit of the corresponding ATM cell, i.e., the position of the individual data units in the serial optical data stream, can be determined, and the individual bits of the individual data units can be correctly divided onto the individual data channels  $K_0$ - $K_3$  at the output side.

[0024] It would be fundamentally possible that the individual, serially transmitted data units of each ATM cell comprise two or more bits from each data channel  $K_0$ - $K_3$ , in which, for example, the bits 0 and 1 are allocated to the data channel  $K_0$ , the bits 2 and 3 are allocated to the data channel  $K_1$ , etc. In this case, the data units to be transmitted would be respectively formed by a full byte, by which each ATM cell would be correspondingly transmitted byte-by-byte from the transmitter to the receiver.

[0025] However, it is advantageous to respectively read only one bit in parallel from each data channel  $K_0$ - $K_3$  at the transmission side dependent on the supplied clock signal T (see Figure 1) and to multiplex them, so that the data units of the serial data stream transmitted from the transmitter/sender S shown in Figure 1 to the receiver E are respectively formed by half-bytes with four bits, where 128 serially transmitted half-bytes form an ATM cell of the serial data stream D according to Figure 2. In other words, this means that each octet of the ATM cell shown in Figure 2 is preferably transmitted from the transmitter/sender S to the receiver E in half-bytes by transmission of a half-byte HB0 and of a following, second half-byte HB1. The arrow shown in Figure 2 corresponds to the transmission sequence of the individual half bytes HB0 and HB1.

[0026] In order for the bits contained in the individual half-bytes to be correctly acquired at the receiver side and divided onto the data channels  $K_0$ - $K_3$  of the output side, the receiver E must determine, first, the respective beginning of the individual

ATM cells and, second, the beginning of every half-byte within each ATM cell in the data stream D having successively transmitted half-bytes that is supplied to it.

[0027] A characteristic bit sequence that is monitored for occurrence at the receiver side is transmitted within each ATM cell for this purpose. This characteristic bit sequence is always transmitted at the same location in each of the transmitted ATM cells, i.e., in the same octet and divided onto the same half-bytes. When, thus, the receiver recognizes the occurrence of this characteristic bit sequence in the serial data stream D supplied to it, the receiver can – since it knows the relationship between the position of the characteristic bit sequence within the ATM cell and the beginning of the ATM cell, i.e., the position of the ATM cell within the serial data stream – determine the beginning of the corresponding ATM cells and, thus, the first half-byte of this ATM cell in the serial data stream and can correctly divide the individual bits of this first half-byte as well as of the following half-bytes of the corresponding ATM cell successively onto the individual data channels  $K_0$ - $K_3$  of the output side, so that these are output correspondingly parallel.

[0028] Due to the fact that a bit sequence that is already contained and transmitted in the ATM cell format shown in Figure 2 is employed as characteristic bit sequence of each ATM cell, no additional data outlay arises for the receive-side synchronization, i.e., allocation of the individual bits of the serial data stream to the corresponding data channels  $K_0$ - $K_3$  of the output side, i.e., no additional synchronization information need be attached to the actual serial data stream D to be transmitted, so that no redundancy occurs.

[0029] Advantageously, the first octet of each and every ATM cell can be employed as the above described, characteristic bit sequence. Given employment of the cell format shown in Figure 2, this octet 0 shown in Figure 2 is required in standardized fashion in the ATM broadband transmission systems shown in Figures 1 and 3 for the interpretation and determination of the corresponding ATM cell in the individual switching modules (transmitter, receiver) and is referred to a synchronous octet. This synchronous octet comprises bits consecutively numbered with 0 through 6

in Figure 2 that have the same value for each ATM cell to be transmitted and are thus fixed. The most significant bit 7 of this synchronous octet, which is referenced T in Figure 2, is a toggle bit that the transmitter sets in alternation from ATM cell to ATM cell. Advantageously, this synchronous octet already transmitted with the ATM cell format shown in Figure 2 is employed as characteristic bit sequence whose occurrence in the serial data stream is monitored by the receiver. As soon as the receiver E shown in Figure 1 has recognized the occurrence of this bit sequence of the synchronous octet in the serial data stream D, it presumes that this is the beginning of a new ATM cell that comprises 64 octets overall, including the synchronous octet, so that the receiver E can interpret the individual octets of the corresponding ATM cell transmitted by half-bytes. As shown in Figure 2, of course, the synchronous octet is also transmitted by half-bytes according to the preferred exemplary embodiment, i.e., the four less significant bits 0-3 of the synchronous octet are serially transmitted within a first half-byte HB0 and the four more significant bits 4-7 are serially transmitted in a following half-byte HB1.

[0030] The relationship of the bits combined in the half-bytes HB0 or, respectively, HB1 and the corresponding data channels is also shown in Figure 2. The individual octets 0-63 of every ATM cell are transmitted from the transmitter to the receiver by half-bytes on the basis of the successive transmission of a first half-byte HB0 and of a second half-byte HB1. Each of these half-bytes HB0, HB1 comprises four bits read in parallel from the data channels  $K_0$ - $K_3$  adjacent at the transmitter S (see Figure 1). A bit position is allocated to a fixed data channel within each half-byte HB0, HB1. According to Figure 2, for example, the bit 0 of each half-byte HB0 or HB1 thus always corresponds to the data channel  $K_0$ , whereas, for example, the bit 2 corresponds to the data channel  $K_2$ . The receiver E can thus simply demultiplex the serial bit sequence supplied to it, since, after recognizing the occurrence of the synchronous octet in the serial data stream, it knows the beginning of the first half-byte of the corresponding ATM cell, so that – according to the allocation shown in Figure 2 – it must simply successively distribute respectively one bit onto the data channels  $K_0$   $K_3$  of the output side so that the parallel data channels adjacent at the input side again appear correctly at the output of the receiver.

[0031] The function of the individual component parts of the ATM cell format shown in Figure 2 shall be briefly explained below by way of addition.

[0032] As has already been explained, the "internal" header attached to the standardized ("external") ATM cell format having a total of 53 octets comprises a total of 10 octets, 0-9. The individual octets of this "internal" header comprise routing information for the transmission of the corresponding ATM cells. Some bits R that are currently not yet used and are thus reserved, are present within this internal header. The bits referenced SSN (switching state number) serve the purpose of designationally transmitting the corresponding ATM cell to a specific switching element. For example, a specific switching element can thus recognize on the basis of the information of this SSN bit field whether the respective ATM cell is intended for the corresponding switching element. The bits referenced CF define the currently still unused flag (congestion flag). Furthermore, the internal header contains a parity bit P for a parity check of the routing information contained in the internal header. AUX references auxiliary bits. The bits MCRA reference the internal routing address of the corresponding ATM cell (multicast routing address). The bits HK (housekeeping) serve for the classification of the cell (dummy cell, etc.). The bits ADI (address identifier) serve for defining addresses for a physical multicast mode in the individual switching elements. Delay priorities can be defined for the individual ATM cells with the assistance of the bits CDP (cell delay priority). The octets of the internal header referenced SN (sequence number) serve for consecutive numbering of the individual, serially transmitted ATM cells. The bits referenced RMS (redundant module sender) and RMR (redundant module receiver) are special bits for a farther-reaching redundancy classification of the individual ATM cells. This is especially meaningful because all ATM cells are fundamentally transmitted twice for security reasons.

[0033] The internal trailer that is likewise attached to the standardized cell format (octet 10-62) at the end comprises a checkbit sequence referenced FCS2 (frame check sequence) for the payload information transmitted in the information field.

[0034] The structure of the "external" header with the standardized 5 octets 10-14 is notoriously known, and will not be discussed further here. In general, this external header contains address information MCI (multicast connection identifier) and VCI (virtual channel identifier). Furthermore, the type of payload transmitted in the information field is referenced PTI (payload type identification) and the corresponding ATM cell has a specific cell priority (CLP, cell loss priority) allocated to it. Finally, the external header contains a further check octet (FCS1, frame check sequence) that serves for checking both the external header (octet 10-14) as well as the octets 2-9 of the internal header.

[0035] The above-described method is illustrative of the principles of the present invention. Numerous modifications and adaptations thereof will be readily apparent to those skilled in this art without departing from the spirit and scope of the present invention.